Abstract---
INTRODUCTION
HE Fast Fourier Transform Algorithm plays an important role in digital signal processing. FFT algorithms are basically Fast Fourier Transform algorithms. They are used to calculate DFT efficiently. Because of FFT algorithms DFT can be calculated in real time. DSP processors have special architectural provisions to implement FFT algorithms efficiently. Several algorithms have been developed in order to reduce the computational complexity such as Radix-2, Radix-4, Radix-8, Split radix method. These algorithms are either based on decimation in time or decimation in frequency.
The radix-2 FFT algorithms are based on divide and conquer approach. In this approach the N-point DFT successfully decomposed into smaller DFTs. Because of this decomposition, the number of computations are reduced. Let value of 'N' be selected such that N=2 v . This N-point DFT is decomposed successively such that smallest DFT will be of size N=2. Hence this type of algorithms are called as Radix-2, or radix of these algorithms is '2'. The basic building block of FFT algorithms is Butterfly structure.
II. METHODOLOGY
In this section we present several methods for computing the DFT efficiently. In view of the importance of the DFT in various digital signal processing applications, such as linear filtering, correlation analysis, and spectrum analysis, its efficient computation is a topic that has received considerable attention by many mathematicians, engineers, and applied scientists. From this point, we change the notation that X(k), instead of y(k) in previous sections, represents the Fourier coefficients of x(n).
Basically, the computational problem for the DFT is to compute the sequence {X(k)} of N complex-valued numbers given another sequence of data {x(n)} of length N, according to the formula (1) In general, the data sequence x(n) is also assumed to be complex valued.
Similarly, the IDFT becomes, 
Symmetry and periodicity properties of the twiddle factor does not hold good for DFT. So, DFT becomes inefficient. The efficient algorithms collectively known as FFT algorithms, exploit these two basic properties of the twiddle factor. Figure 1 7) is the sequence after the first decimation and x(0), x(4), x(2), x(6), x(1), x(5), x(3), x(7) is the sequence after the second decimation. Figure 4 shows the decimation of 8 point sequence. 
A. Core Generator
After entering the VIO core parameters, click Generate to create the VIO core files. After the VIO core has been generated, a list of files that are generated will appear in a separate window called "Readme <corename>".
The CORE [4] Generator tool provides the ability to define and generate a customized VIO core for adding virtual inputs and outputs to our HDL designs. We can customize the virtual inputs and outputs to be synchronous to a particular clock in our design or to be completely asynchronous with respect to any clock domain in our design. We can also customize the number of input and output signals used by the VIO core.
B. Using the VIO Core
To instantiate the example VIO core HDL files into our design, use the following guidelines to connect the VIO core port signals to various signals in our design:
1. Connect the VIO core's CONTROL port signal to an unused control port of the ICON core instance in the design. 2. Connect all unused bits of the VIO core's asynchronous and synchronous input signals to a "0". This prevents the mapper from removing the unused trigger and/or data signals and also avoids any DRC errors during the implementation process. 
IV. RESULTS THROUGH VIO AND CHIPSCOPE PRO
The output on the console window of the Chipscope Pro [3] is obtained by changing the inputs manually and the output changes as follows. The cost effective and efficient DFT computation is modeled and implemented using the Chipscope Pro and VIO Console. 
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